Scientific and Technical Journal


ISSN Print 2221-3937
ISSN Online 2221-3805

Purpose - to increase the effectiveness of the methods for generation checking tests of digital systems based on an evolutionary approach and models for non-const fault. The analysis of the current state of the problem of testing cross talk faults for digital circuits. There are presented existing approaches to solving this problem in Ukraine and abroad. Unresolved questions remain currently in design of multi-valued models for this type and test generation. The problem of simulation and test generation for cross-induced pulse in combinational digital devices is considered. Formalized statement of the problem of test generation for single cross fault - induced pulses and delays. It is shown that this problem is reduced to solving a system of logical equations in the multi-valued alphabet. A method of multi-valued logic simulation in the alphabet C9 is proposed, which allows you to simulate circuits with fault "induced impulses." The 9-valued alphabet and basic functions of valves in the alphabet are defined. It was developed method of modeling for cross talk faults in 9-valued alphabet. On this basis, we developed a genetic algorithm for generation of checking tests for single cross-faults. The efficiency of multi-valued logic simulation in conjunction with the evolutionary approach to the problem of test generation for faults of this type is shown.


  1. Rubio Itazaki N., Xu X., and Kinoshita K., (1994), An Approach to the Analysis and Detection of Crosstalk Faults in Digital VLSI Circuits, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 3, pp. 387 – 394, March 1994.
  2. Chen W.Y., Gupta S.K., and Breuer M.A., (1997), Analytic Models for Crosstalk Delay and Pulse Analysis under Non-Ideal Inputs, Proc. of the Int’1.Test Conf., pp. 809 – 818, Nov.1997.
  3. Chen W.Y., Gupta S.K., and Breuer M.A., (2002), Test Generation for Cross-Induced Faults: Framework and Computational Results, Journal of Electronic Testing: Theory and Applications, Vol. 16, pp.17 – 28, Feb.2002.
  4. Sunghoon Chun, Yongjoon Kim, Myuang-Hoon Yang, and Sungho Kang, (2008), XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults, 17th Asian Test Symposium, pp.83 – 88.

5. Palit A.K., Duganapalli K.K., and Anheier W., (2003), Test Pattern Generation for Crosstalk Faults in DSM chips using Modified PODEM, Electronics System Integration Technology Conference, Greenwich, 1-4 Sept. 2003, proceedings, Los Alamitos: IEEE-2003, pp.393 – 398. DOI:10.1109/ESTC.2008.4684311.

6. Chun S., Kim Y., Yang M.-H., and Kang S., (2008), XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults, Asian Test Symposium, Sapporo, Japan 23-24 November 2008, рroceedings, Los Alamitos: IEEE, pp. 83 – 88.

7. Skobtsov Y.A., and Skobtsov V.Y. Logicheskoe modelirovanie i testirovanie tsifrovykh ustroistv, [The Logical Simulation and Testing of Digital Devices] (2005), Donetsk, Ukraine, IAMM NASU, 436 p.

8. Skobtsov Y.A., Speransky D.V., and Skobtsov V.Y., Modelirovanie, testirovanie i diagnostika tsifrovykh ustroistv [Simulation, Testing and Diagnostics of Digital Devices], (2012), Moscow, Russian Federation, National Open University “INTUIT”, 439 p.

9. Skobtsov Y.A., and Speransky D.V Evolyutsionnye vychisleniya [Evolutionary Computation], (2015), Moscow, Russian Federation, National Open University “INTUIT”, 331p.

10. Skobtsov Y.A., and Skobtsov V.Y., (2011), Evolutionary Test Generation Methods for Digital Devices, In Design of Digital Systems and Devices (Eds. Marian Adamski, Alexander Barkalov, and Marek Wegrzyn), Lecture Notes in Electrical Engineering, Springer-Verlag Berlin Heidelberg, Vol. 79, pp. 331 – 361.


Last download:
14 Oct 2018

[ © KarelWintersky ] [ All articles ] [ All authors ]
[ © Odessa National Polytechnic University, 2014-2018. Any use of information from the site is possible only under the condition that the source link! ]