Scientific and Technical Journal


ISSN Print 2221-3937
ISSN Online 2221-3805
We’ve considered common problems that typically occur when analyzing the execution time of software in general and determined the problems of analyzing the execution time of microcontroller-based embedded systems, particularly. The authors have studied the existing methods of static and dynamic soft-ware execution time analysis.
Upon the obtained research results one may conclude that using dynamic methods for execution time analysis would allow us to:
– eliminate development and analysis of hardware models that will reduce significantly the duration re-quired for software execution time;
– to increase the accuracy of the obtained results due to the fact that measurements are conducted on real hardware;
Upon the research we can state that there exists a lack of developing a software for execution time analysis using trace interfaces. This would allow us to completely control an embedded system and the pro-cess of testing its execution time without any amendments in its hardware and software.
DOI 10.15276/eltecs.26.102.2017.8
1. Embedded System Market Size, Share,
Trends, Report, 2020 : Report – Radiant Insights Inc., 2015.
2. J. Stankovic, (1988) "Misconceptions about real-time computing: a serious problem for next-generation systems",Computer, vol. 21, no. 10, pp. 10-19, DOI: 10.1109/2.7053
3. J. Labrosse, (2008) Embedded software. Elsevier/Newnes, Burlinton,Mass., U.S.A. ISBN-13: 978-0750685832
4. A. Shaw, (1989) "Reasoning about time in higher level language software", IEEE Transactions on Software Engineering, vol. 15, no. 7, pp. 875-889, DOI: 10.1109/32.29487
5. R. Graham, (1966) "Bounds for Certain Multipr-cessing Anomalies", Bell System Technical Journal, vol. 45, no. 9, pp. 1563-1581,. DOI: 10.1002/j.1538-7305.1966.tb01709.x
6. C. Ferdinand, R. Heckmann, M. Langebach,
F. Martin, M. Schmidt, H. Theiling, S. Thesing and R. Wilhelm, (2001) "Reliable and Precise WCET Determination for a Real-Life Processor", Embed-ded Software, pp. 469-485, DOI: 10.1007/3-540-45449-7_32
7. MISRA-C 2004 : Guidelines for the use of the C language in critical systems. Nuneaton: MIRA, 2004.
8. ARM Information Center [Electronic Resource]. – Access Mode :
9. D. Stewart, (2004) "Measuring Execution Time and Real-Time Performance", In Proceedings of the Embedded Systems Conference (ESCSF), San Francisco.
10. Y. Zhang, (2005) "Evaluation of methods for dynamic time analysis for CC systems AB : the-sis of Master’s degree", Vasteras: Malardalen Uni-versity.
11. M. Wahler, E. Ferranti, R. Steiger, R. Jain
and K. Nagy, (2012) "CAST: Automating Software Tests for Embedded Systems", IEEE Fifth Interna-tional Conference on Software Testing, Verification and Validation, DOI: 10.1109/ICST.2012.126
12. R. Kirner, (2012) "The WCET Analysis Tool CalcWcet167", Leveraging Applications of Formal Methods, Verification and Validation. Ap-plications and Case Studies, pp. 158-172, DOI: 10.1007/978-3-642-34032-1_17
13. D. Fedasyuk, R. Chopey and B. Knysh, (2017) "Ar-chitecture of a tool for automated testing the worst-case execution time of real-time embedded systems' firmware", 14th International Conference The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM), pp. 278-282, DOI: 10.1109/CADSM.2017.7916134
14. J. Engblom, F. Stappert, and A. Er-medahl(2000), "Structured Testing of Worst-Case Execution Time Analysis Tools", 21st Real-Time System Symposium (RTSS/WIP’00).
15. H. Aljifri, A. Pons and M. Tapia, (2000) "Tighten the computation of worst-case execution-time by detecting feasible paths", Conference Pro-ceedings of the IEEE International Performance, Computing, and Communications Conference (Cat. No.00CH37086). DOI: 10.1109/PCCC.2000.830347
16. T. Chen, T. Mitra, A. Roychoudhury, (2005), "Exploiting branch constraints without ex-haustive path enumeration", 5th International Work-shop on Worst-Case Execution Time Analysis (WCET’2005), pp. 40-43. DOI:
17. J. Gustafsson, A. Ermedahl and B. Lisper,
"Towards a Flow Analysis for Embedded System C Programs", 10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems. DOI: 10.1109/WORDS.2005.53
18. C. Healy, M. Sjödin, V. Rustagi, D. Whalley
and R. Engelen, Real-Time Systems, vol. 18, no. 23, pp. 129-156, 2000. DOI: 10.1023/A:1008189014032
19. C. Healy and D. Whaley, "Tighter timing
predictions by automatic detection and exploitation of value-dependent constraints", Proceedings of the Fifth IEEE Real-Time Technology and Applications Symposium. DOI: 10.1109/RTTAS.1999.777663
20. J. Engblom, (2002) Processor pipelines and static worst-case execution time analysis. Uppsala: Acta Universitatis Upsaliensis,. ISBN 91-554-5228-0.
21. C. Ferdinand, R. Heckmann, (2001), "Relia-ble and precise WCET determination for a real-life processor", 1st International Workshop on Embed-ded Systems, (EMSOFT2000).
22. Xianfeng Li, A. Roychoudhury and T. Mi-
tra, (2004), "Modeling Out-of-Order Processors for Software Timing Analysis", 25th IEEE International Real-Time Systems Symposium. DOI: 10.1109/REAL.2004.33
23. J. Souyris, E. Pavec, G. Himbert, (2005), "Compu-ting the worst case execution time of an avionics program by abstract interpretation", 5th International Workshop on Worst-Case Execution Time Analysis, (WCET’2005). DOI: 10.4230/OASIcs.WCET.2005.810
24. C. Ferdinand, R. Heckmann, and H. Theil-
ing, (2003), "Convenient user annotations for a WCET tool", 3rd International Workshop on Worst-Case Execution Time Analysis, (WCET’2003).
25. Sung-Soo Lim, Young Hyun Bae, Gyu Tae
Jang, Byung-Do Rhee, Sang Lyul Min, Chang Yun Park, Heonshik Shin, Kunsoo Park, Soo-Mook Moon and Chong Sang Kim, (1995), "An accurate worst case timing analysis for RISC processors", IEEE Transactions on Software Engineering, vol. 21, no. 7, pp. 593-604. DOI: 10.1109/32.392980
26. C. Park and A. Shaw, (1990) "Experiments with a program timing tool based on source-level timing schema", Proceedings 11th Real-Time Systems Symposium, DOI: 10.1109/REAL.1990.128731 27. C. Healy, R. Arnold, F. Mueller, D. Whalley and M. Harmon, (1999), "Bounding pipeline and instruction cache performance", IEEE Transactions on Computers, vol. 48, no. 1, pp. 53-70. DOI: 10.1109/12.743411
28. F. Stappert and P. Altenbernd, (2000), "Complete worst-case execution time analysis of straight-line hard real-time programs", Journal of Systems Architecture, vol. 46, no. 4, pp. 339-355. DOI: 10.1016/S1383-7621(99)00010-7
29. N. Holsti, T. Langbacka, and S. Saarinen, (2000),"Worst-case execution-time analysis for digi-tal signal processors", X European Signal Processing Conference (EUSIPCO 2000), 4-8 September .
30. Y-T. S. Li, S. Malik, (1997),"Performance analysis of embedded software using implicit path enumeration", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 12, pp. 1477-1487. DOI: 10.1109/43.664229
31. P. Puschner, A. Schedl, (1997), "Computing maxi-mum task execution times – a graph-based approach", Journal of Real-Time Systems, vol. 13, no 1, pp. 67-91. DOI: 10.1023/A:100790500.
Last download:
2018-04-21 02:51:56

[ © KarelWintersky ] [ All articles ] [ All authors ]
[ © Odessa National Polytechnic University, 2014. Any use of information from the site is possible only under the condition that the source link! ]